I. INTRODUCTION
Digital-to-Analog Converters (DACs) are essential components in applications such as video signal processing, digital signal synthesis, and broadband communications. Among several alternatives, current-steering DAC architectures have proven to be a suitable solution for these applications [1] - [3] because they can be implemented in pure digital CMOS technologies, with obvious integrability advantages, and are intrinsically faster and more linear than other solutions based on resistors or capacitors.
This paper presents an embeddable 12 bits resolution current steering DAC specifically designed for the analog front-end of a broadband wireline modem chip requiring a data converter rate of 80MS/s. The converter has been designed in a 0.13tm pure logic CMOS technology using thick oxide MOS devices for the analog part. At the nominal operating frequency of the modem, the DAC features high linearity under all industrial operation conditions and for all process corners, with a worst-case SFDR larger than 58dB from DC to 40MHz and a worst-case MTPR higher than 59dB for different DMT waveforms formed by 1536 frequency components that span the Nyquist band.
Such values are more than 3dB above the targeted specifications to provide a safe integration margin. Further, when the converter is operated at 200MS/s, it achieves a worst-case Signal to Noise and Distortion Ratio (SNDR) at 80MHz higher than 55dB, thus revealing its potential use in other higher speed applications.
The paper is organized as follows. In Section II, the DAC architecture and its main design trade-offs are discussed. In Section III, the basic building blocks are presented. Layout issues are explained in Section IV. Finally, transistor-level simulations from extracted layout are shown in Section V.
II. D/A ARCHITECTURE Fig.1 shows the block diagram of a generic segmented current-steering DAC, where an N-bit digital word is split into b Least Significant Bits (LSBs) which steer a binary-weighted current cell array, and t Most Significant Bits (MSBs) which are thermometer-wise decoded to steer a unary array of current cells. A latency equalizer is placed in the binary segment path to match the delay of the thermometer decoder. The current cells are switched on/off by means of switches which are synchronized and controlled by latches and driver circuits, respectively. These circuit elements compose the "swatch" array of Fig.1 .
The segmentation level of the DAC is an important architectural choice which draws up a trade-off between static linearity (particularly affecting, the Differential Non-Linearity, DNL) and dynamic performance (glitch energy and SFDR) on the one hand, and area occupation and decoder complexity, on the other [2] [4] . In the used technology, it has been found, with the aid of an in-house behavioural simulator [5] , that the optimal segmentation is t = 8 and b = INL-bounded switching sequence [6] has been applied at each quadrant of the current source array to SNDR degradation due to linear and quadratic gradient errors.
In this design, the output of the DAC is differential so that common-mode distortion and noise are attenuated. Output currents are converted into voltages by means of two off-chip 25Q grounded resistors. The DAC achieves lVpp differential output range through a full scale current, IFS, of 2OmA.
III. BUILDING BLOCKS DESIGN
A. Current sources and switches Fig.2 (2) On the other hand, the finite output impedance of the current cells has also a strong impact on parameters such as Integral Non-Linearity (INL), SNDR and SFDR bandwidth [7] . Fig.3 shows a representation of the achievable SNDR of the DAC converter in terms of the output impedance. As can be seen, to avoid distortion in excess, the output impedance must be higher than 5 MQ in the Nyquist band. To this end, the current source uses a cascoded topology, and switches are forced in the saturation region when enabled. As will be shown, this is achieved by properly conditioning the activation signals of the switches. Taking into account the above issues, the electrical-level sizing of the current cell was carried out considering, as additional constraints, glitch energy minimization and fast settling response issues.
B. Driver
Transistors MSWP and Mswn in Fig.2 are operating as switches with complementary activation gate signals. These signals, provided by a driver circuit, must be properly generated in order to minimize two important effects which can cause glitches at the output of the converter: (a) drain voltage variations of the current-source transistor and (b) coupling of the control signal through the gate to drain capacitance of the switches to the output. To this end, it must be prevented that both switch transistors are simultaneously in the off state. This can be done by forcing the two complementary signals which control the switch operation to have a non-symmetrical crossover. Fig.4(a) shows the circuit which carries out this function. It is a CMOS inverter with the lower supply voltage set at Vref = 0.9V. Fig.4(b) displays the transient response of the driver circuit showing that the crossover point is well below half the supply voltages. Fig. 5 shows the reference buffer circuit used to define on-chip the lower limit for the voltage swing ofthe switch drivers. A decoupling capacitor at the Vref node has been used to reduce signal dependent fluctuations and, therefore, to limit the generation of harmonic components on the output signal. C. Level shifter, latch and digital circuitry Fig.6(a) shows the level shifter schematic used for converting the digital signals processed by the decoder and the equalizer (see Fig.1 ) from 1.2 to 3.3V CMOS logic. They represent the input of the "swatch" array. Following the level shifter, two clocked latches are inserted before the driver circuit for synchronizing and shaping the digital waveforms. The first one is active-high and captures the output ofthe level shifter. The second one is active-low and provides its output to the driver. By that instant all outputs of the digital decoder (a combinational circuit) must be settled. The schematic of the latch circuit is shown in Fig.6(b) .
Finally the thermometer decoder and the latency equalizer have been synthesized using commercial synthesis tools from a VHDL functional description based on the decoder presented in [3] .
IV. LAYOUT ISSUES The current steering DAC has been designed in a pure logic 1P-8M 0.13tm CMOS process. It occupies an active area of 1.78x0.96mm2. Fig.7 shows it layout. The decoder has been placed on the top, far away and well shielded from the sensitive analog parts. The "swatch" array is below the decoder; in a separated array from the current sources to avoid coupling between the digital and analog parts. Two dummy rows and columns enclose the current source array to avoid edge effects. Routing between the current source and "swatch" arrays is done on top of transistors to save active area. Exhaustive use of substrate contacts, guard rings and on-chip decoupling capacitors have been also taken into account.
V. SIMULATION RESULTS
The performance ofthe DAC has been evaluated with both HSpice and Spectre and the results have been checked at all process corners under industrial operating conditions (-40 to 850 temperature range and ±100% supply variations). Fig.8 has been obtained from electrical simulations of the extracted DAC layout, operated at the nominal modem data rate of 80MS/s. It illustrates the worst-case SNDR degradation against the input frequency and shows that the obtained resolution is higher that 58dB from DC to Nyquist frequency. On the other hand, Fig.9(a) plots the output spectrum for a single tone at 38MHz, showing an SFDR better than 62dB.
Both SNDR and SFDR evaluations are based on single tone input signals which concentrates the maximum allowed power in a given frequency. A more realistic situation in broadband applications consists on distributing the maximum power on several tones. Fig.9(b) 
